Application No. 10/712,593 Amendment dated October 22, 2907 Reply to Office Action of August 8, 2007

## REMARKS/ARGUMENT

Claims 17-20 and 30-40 are allowed

Claims 3, 5, 9-15, 25, 27 and 29, objected to as being dependent upon a rejected base claim, but allowable if rewritten in independent form, including all of the limitations of the base claim and any intervening claims, have been so amended. Accordingly, Claims 3, 5, 9-15, 25, 27 and 29 stand allowable.

## Claim objections:

Claim 30 has been amended to overcome the grammatical error identified by Examiner.

## 35 U.S.C. 102(b) rejections:

 Claims 2, 4, 6, 7, 16 and 24 are rejected under 35 U.S.C. 102(b) as being anticipated by Yasuda (US 6,181,740). Applicants respectfully traverse this rejection, as set forth below.

In order that the rejection of Claims 2, 4, 6, 7, 16 and 24 be sustainable, it is fundamental that "each and every element as set forth in the claim be found, either expressly or inherently described, in a single prior art reference." <u>Verdegall Bros. v. Union Oil Co. of California</u>. 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). See also, <u>Richardson v. Suzuki Motor Co.</u>, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989), where the court states, "The identical invention must be shown in as complete detail as is contained in the ... claim".

TI-34776 10

Furthermore, "all words in a claim must be considered in judging the patentability of that claim against the prior art." *In re Wilson*, 424 F.2d 1382, 1385, 165 USPQ 494, 496 (CCPA 1970).

Independent Claim 4 requires and positively recites a high order filter comprising:
"a cascade of single pole <u>IIR filters</u> configured to generate an output signal in response to an input signal", "means for direct sampling coupled to the cascade of single pole <u>IIR</u> <u>filters</u>" and "at least one amplifier stage coupled to the cascade of single pole IIR filters".

Independent Claim 16 requires and positively recites, a discrete time analog filter comprising a cascade of single pole <u>IIR filters</u> configured to generate an output signal in response to an input signal, wherein the single pole <u>IIR filters</u> are comprised solely of switches and capacitors.

Independent Claim 24 requires and positively recites, a receiver front-end comprising: "a cascade of single pole IIR filters configured to generate an output signal in response to an input signal", "means for direct sampling coupled to the cascade of single pole IIR filters" and "at least one amplifier stage coupled to the cascade of single pole IIR filters, wherein the cascade of single pole IIR filters, the means for direct sampling, and the at least one amplifier stage together implement a high order filter".

In contrast, Yasuda discloses a sampling system that embeds an analog decimation filter composed of an FIR filter (col. 2, lines 33-48; col. 3, lines 20-30) having the purpose of providing anti-alias filtering to noise folding inherent in sub-sampling receivers. While a filter can be realized using capacitors and switches only, Yasuda discloses a finite-impulse response filter design that is obtained by combining weighted sum of input samples in a window of n samples (sampled on C11 to C1n) to obtain anti-aliasing filtering for noise folding due to decimation. This is clearly described in the Abstract and in the Body of the specification. Each time C11 to C1n sample the input, the arrangement cannot

Ti-34776

provide an infinite-impulse response, which relies on a sampler that maintains the history of sampled charge for infinite previous samples as in suggested in our proposal.

Yasuda does not provide any means for integration of previous samples on the sampling capacitors, since the sampling capacitor is driven by a LNA through a bandpass filter, that presents an input voltage that is sampled on to the sampling capacitor. Of course n samples can be sampled and combined together when presented to the summing amplifier, however, the response is FIR followed immediately by decimation by n, since 1 output is produced for every n inputs. The weighting of individual samples can be done as shown in FIG. 8, however, the system can only provide FIR response, since there is no means for accumulating samples in an infinite window. Therefore, Applicants respectfully disagree with Examiner's determination that Yasuda suggests an IIR filter, since an IIR filter must have a memory element that maintains some information of all the previous samples, hence providing an infinite impulse response.

Accordingly. Yasuda does not disclose or even remotely suggest an IIR filter in Figures 3 or 9 which only show sample-and-hold circuits sampling input voltage (see col. 10, lines 50 onwards), providing an input to a sigma-delta A/D converter that accepts the input from the plurality of these sample-and-hold circuits. Nothing disclosed in Yasuda provides IIR filtering function. Even if FIR filtering could be achieved in Yasuda by combining samples as they are sampled to the input of the A/D converter (see col. 11), sampling n consecutive samples on n distinct capacitors and combining a weighted average of these would not provide an IIR response! One window of n samples does not affect the output produced by the next window of n samples. IIR filtering is neither anticipated by Yasuda, not implied or remotely suggested. No means are provided in Yasuda to achieve such a response.

Accordingly, Yasuda fails to teach or suggest, a high order filter comprising: "a cascade of single pole <u>IIR filters</u> configured to generate an output signal in response to an

TI-34776 12

input signal", "means for direct sampling coupled to the cascade of single pole <a href="IRR filters">IRR filters</a>" as required by Claim 4 OR a discrete time analog filter comprising a cascade of single pole <a href="IRR filters">IRR filters</a>" as required by Claim 4 OR a discrete time analog filter comprising a cascade of single pole <a href="IRR filters">IRR filters</a> configured to generate an output signal in response to an input signal, wherein the single pole <a href="IRR filters">IRR filters</a> are comprised solely of switches and capacitors, as required by Claim 16, OR a receiver front-end comprising: "a cascade of single pole <a href="IRR filters">IRR filters</a> configured to generate an output signal in response to an input signal", "means for direct sampling coupled to the cascade of single pole <a href="IRR filters">IRR filters</a>" and "at least one amplifier stage coupled to the cascade of single pole <a href="IRR filters">IRR filters</a>, wherein the cascade of single pole <a href="IRR filters">IRR filters</a>, the means for direct sampling, and the at least one amplifier stage together implement a high order filter", as required by Claim 24. The 35 U.S.C. 102(b) rejection of Claims 4, 16 and 24 is improper and must be withdrawn.

Claims 2, 6 and 7 stand allowable as depending from allowable claims and by including further limitations not taught or suggested by Yasuda.

Claim 2 further defines the discrete time analog filter according to claim 16, further comprising means for direct sampling, wherein the cascade of single pole IIR filters and means for direct sampling together implement a high order filter devoid of amplifiers. Claim 2 depends from Claim 16 and is allowable for the same reasons set forth above in support of the allowance of Claim 16.

Claim 6 further defines the discrete time analog filter according to claim 16, wherein the cascade of single pole IIR filters together implement a high order filter devoid of amplifiers. Claim 6 depends from Claim 16 and is allowable for the same reasons set forth above in support of the allowance of Claim 16.

Claim 7 further defines the discrete time analog filter according to claim 16, wherein the cascade of single pole IIR filters is operational to create a uni-directional

TI-34776

flow of information, signal, or charge and disallow any feedback from a later filter stage to an earlier filter stage. Claim 7 depends from Claim 16 and is allowable for the same reasons set forth above in support of the allowance of Claim 16.

 Claims 8. 16 and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Arvidsson et al. (US 6,414,541). Applicants respectfully traverse this rejection, as set forth below

In order that the rejection of Claims 8, 16 and 28 be sustainable, it is fundamental that "each and every element as set forth in the claim be found, either expressly or inherently described, in a single prior art reference." <u>Verdegall Bros. v. Union Oil Co. of California</u>, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). See also, <u>Richardson v. Suzuki Motor Co.</u>, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989), where the court states, "The identical invention must be shown in as complete detail as is contained in the ... claim".

Furthermore. "all words in a claim must be considered in judging the patentability of that claim against the prior art." *In re Wilson*, 424 F.2d 1382, 1385, 165 USPQ 494, 496 (CCPA 1970).

Independent Claim 16, requires and positively recites a discrete time analog filter comprising a <a href="mailto:easeade">easeade</a> of single pole IIR filters configured to generate an output signal in response to an input signal, wherein the single pole IIR filters are comprised solely of switches and capacitors.

Independent Claim 28 requires and positively recites, a receiver front-end comprising a <u>cascade</u> of single pole IIR filters configured to generate an output signal in response to an input signal, wherein the <u>cascade</u> of single pole IIR filters comprises a history capacitor coupled to a first rotating capacitor in a first capacitor bank.

TI-34776 14

In contrast, Arvidsson does not propose cascading HR filters. Arvidsson discloses only one stage of IIR filter as explained by the recursive equation in col. 1, line 32. In his disclosure. Arvidsson proposes a means for sampling an input on C1 together with a rotating capacitor. Arvidsson then disconnects the rotating capacitor from the input and shows a means for multiplying the sample on the rotating capacitor by a factor less than 1, thereby providing an increased resolution, that would otherwise be only obtainable by placing numerous equal-sized part capacitors as he explains in col. 1 in the BACKGROUND section.

C1-C6 do not provide a filter pole, as suggested by Examiner. On the contrary, C1-C6 provide a means for dividing the input sample to obtain a fractional-sample to help realize a higher resolution that would otherwise be only available using a large bank of sampling capacitor.

As such, Arvidsson provides no teaching of cascading filter stages. Arvidsson similarly provides no teaching of maintaining a constant rate of information flow through cascaded filter stages. Applicants note that C2-C6 also show reset switches, while C1 has no reset switch. Hence, CB1 or CB2 are not implied, or suggested, since the "memory" of previous inputs must be maintained by a sampling capacitor that is never discharged in order to obtain an IIR response. For cascaded filtering stages, there must me more than one capacitor that is never reset such as the case with CB1 and CB2 in the present application. A constant rate of information flow must be maintained, and hence, at least two rotating capacitors are needed to transport charge from one stage to the next.

Accordingly, Ardvidson fails to teach or suggest, a discrete time analog filter comprising a <u>eascade</u> of single pole IIR filters configured to generate an output signal in response to an input signal, wherein the single pole IIR filters are comprised solely of switches and capacitors, as required by Claim 16 OR a receiver front-end comprising a cascade of single pole IIR filters configured to generate an output signal in response to an

T1-34776 15

Application No. 10/712,593 Amendment dated October 22, 2007 Reply to Office Action of August 8, 2007

input signal, wherein the cascade of single pole IIR filters comprises a history capacitor

coupled to a first rotating capacitor in a first capacitor bank, as required by Claim 28.

Accordingly, the 35 U.S.C. 102(b) rejection of Claims 16 and 28 is improper and must be

withdrawn.

Claim 8 further defines the discrete time analog filter according to claim 16, wherein the cascade of single pole IIR filters comprises a history capacitor coupled to a

first rotating capacitor in a first capacitor bank. Claim 8 depends from Claim 16 and

stands allowable for the same reasons Claim 16 is allowable.

An amendment after a final rejection should be entered when it will place the case

either in condition for allowance or in better form for appeal. 37 C.F.R. 1.116; MPEP 714.12.

This amendment places the case in condition for allowance.

Accordingly, Claims 17-20 and 30-40 are allowed. Objected to Claims 3, 5, 9-15,

25, 27 and 29 have been amended to be allowable. Claims 2, 5, 6-8, 16, 24, 26 and 28

stand allowable for the reasons provided above. Applicants respectfully request

withdrawal of the rejections and allowance of the application as the earliest possible date.

Respectfully submitted.

153, 0, 7, 120 S

/ Ronald O. Neerings / Reg. No. 34,227

Attorney for Applicants

TEXAS INSTRUMENTS INCORPORATED

P.O. BOX 655474, M/S 3999

Dallas, Texas 75265 Phone: 972/917-5299 Fax: 972/917-4418

T1-34776 16